S&P 500 7,743.41 +0.51%Nasdaq 27,068.72 +0.48%Dow 51,828.62 +0.93%Russell 2000 2,837.55 +0.07%as of 2026-09-25 close
◈ Frontier Tech Wire
Quantum, AI and frontier-tech small caps — on the wire
Quantum Stocks

IonQ, qBraid and NVIDIA Publicise a 54% Error-Rate Cut on Six Qubits. The Paper Is a Preprint, and the Number Is a Best Case

A trapped-ion experiment combining stabilizer verification with mid-circuit measurement reports up to a 54% lower logical error rate on a six-qubit Trotter step, in an arXiv preprint that has not been peer reviewed. The company blog's headline caveat tracks the paper's own abstract; the paper's results section is narrower than either.
Illustrative photograph: a central-bank building facade.

IonQ said on Sept. 1 that it had worked with the quantum software firm qBraid and with NVIDIA on an error-mitigation scheme for quantum chemistry circuits, and that the combination produced what its blog describes as a 54% lower error rate than running the same Trotter step directly on physical qubits. The number comes from hardware, but it is a best case rather than a typical one, and it is narrower than the headline suggests. It applies to a six-qubit encoded Trotter step, it is the strongest of several stabilizer choices tested, and it rests on a paper that has not been through peer review.

The underlying document is an arXiv preprint, number 2605.06792, titled Mid-Circuit Measurements for Clifford Noise Reduction in Hamiltonian Simulations. It was submitted on May 7, 2026, roughly four months before the companies promoted it, and the only version posted is the first. No journal reference or DOI is attached to it. Its authors are drawn from all three organisations: James Brown, Linta Joseph, Kenny Heitritter and William Aguilar-Calvo of qBraid; Jason Iaconis, Spencer Churchill, Martin Roetteler and Martin Suchara of IonQ; and Yuri Alexeev of NVIDIA. Frontier Tech Wire read the preprint, not a journal version, because there is not yet a journal version to read.

What the experiment actually did

The problem the paper attacks is familiar to anyone following near-term quantum chemistry. Simulating fermionic Hamiltonians requires deep Trotterised circuits, and depth is exactly where today's error rates bite. The team's response stacks three ideas: the Generalized Superfast Encoding, a fermionic encoding chosen to keep Pauli weights low; a technique called Clifford Noise Reduction, which prepares a verified resource state and checks stabilizers against it; and active mid-circuit measurement, in which ancilla qubits are read out and reset partway through the circuit so that a detected fault can be acted on rather than merely recorded.

The hardware was an IonQ barium-based development system, which the company says shares the dynamic mid-circuit measurement capability of its forthcoming Tempo-class machines. The classical side ran on an NVIDIA GH200 Grace Hopper part using CUDA-Q and NVIDIA's cuStabilizer and cuQuantum software. According to the preprint, the system's two-qubit gate fidelity was around 99.5% by median direct randomized benchmarking and single-qubit fidelity 99.99%, with leakage of about 0.1% per mid-circuit measurement. The paper benchmarks the scheme using both hardware runs and a calibrated device-level noise model, and it is worth keeping the two apart: a simulation is not a measurement, and in one important respect below the two disagree.

The cost of the scheme is substantial and the preprint does not hide it. The bare physical Trotter circuit used 173 gates on six qubits. The protected versions ran to 580 gates for the direct CliNR Trotter circuit and 439 gates for the best graph-compiled variant. Six data qubits, in a [[6,3,2]] encoding, were accompanied by twelve resource-state qubits, and the compiled circuit width landed at 25 to 26 qubits. IonQ's blog cites earlier research on Clifford Noise Reduction for a three-to-one physical-to-logical qubit overhead; that is a figure carried over from prior work, not a measurement from this run, and readers should take the preprint's raw counts as the more precise statement of what was executed here.

What the zero actually means

The most quotable line in IonQ's write-up is that the 54% advantage drops completely to zero if the physical measurements are deferred to the conclusion of the circuit. That reads like marketing overreach, and this desk went looking for a divergence between the blog and the paper. There is not one at the level of the abstract: the preprint's own abstract says the advantage disappears when stabilizer readout is deferred to the end of the circuit, and draws exactly the conclusion the blog draws, that timely mid-circuit fault detection rather than verification overhead is what produces the gain. The blog is repeating the authors, not embellishing them.

The results section is more careful than either. On the preprint's telling, a CliNR circuit carrying no verification measurements at all still outperformed direct physical Trotter execution, so the encoding and resource-state machinery are doing something on their own. Adding stabilizer checks improved on that in both timings. The end-of-circuit variant showed an improvement over the direct physical Trotter baseline but not one the authors call statistically significant as a single-stabilizer configuration, while the paper states that only the mid-circuit case yields a statistically significant improvement over the physical Trotter circuit for a single stabilizer round. What deferring readout erases, in other words, is the statistically significant margin, not every measurable benefit. That is a weaker and more defensible claim than the word zero conveys, and the distinction is the whole substance of the result.

One further caveat sits in the paper and in neither company summary. The hardware runs showed the mid-circuit variant beating the end-of-circuit variant, but the calibrated noise model did not reproduce that gap. The authors point to noise mechanisms the model does not capture, crosstalk among them. A finding that appears in the device data and not in the simulation of the device is a finding that wants replication, which is one of the things peer review is for and has not happened here. This desk has previously had to correct a piece in which preprint figures were attributed to a peer-reviewed paper that reported smaller numbers in the opposite direction, and the general lesson holds: the version you read determines what you are entitled to say.

The 54% headline also deserves a range around it. The preprint reports it as an upper figure, obtained with one stabilizer pair, and reports reductions in the incorrect-state rate of 25% to 42% across the stabilizer choices tested. A reader taking 54% as the expected benefit of the technique is taking the best draw as the average.

The machine-learning component is the part of the work most likely to survive review intact, because it is the most mundane. Choosing which stabilizer pairs to verify is a combinatorial problem, and the team trained a model on 57,536 samples, drawn from 58 distinct graph compilations at 992 unique stabilizer pairs each, to score on the order of 100,000 candidate pairs per trial at inference time. The preprint reports the guided selection beating random choice in 149 of 150 trials, with a mean 72.5% reduction in failure rate relative to random selection. The trial count is a success rate and should not be read as a performance margin; the margin is the 72.5% figure.

How to read it

None of this is a fault-tolerance result and the authors do not present it as one. It is error mitigation on a six-qubit encoded step, on a development system, with a gate-count penalty of between roughly two and a half and three and a half to one, and a compiled width of 25 to 26 qubits against a six-qubit data register. Whether the approach holds up at the widths that make quantum chemistry commercially interesting is precisely the question a peer-review process is for, and that process has not happened.

What is worth watching is the narrower engineering point. Mid-circuit measurement with fast reset is a hardware feature, not a software one, and trapped-ion systems have historically been better at it than superconducting rivals. If the preprint's central finding survives scrutiny, it is an argument that the value of that feature is larger than a specification sheet suggests, because it changes what error detection can be used for rather than merely how quickly it can be performed. That argument is being made in the same week that broader technology stocks fell, with the Nasdaq Composite closing Tuesday, Sept. 1, at 26,099.77, down 1.03%.

IonQ is listed on the New York Stock Exchange. This article describes research claims and does not assess the company's securities.

This article is for general information only and is not investment advice. Figures are as reported by the cited sources at time of writing.

Related coverage

Illustrative photograph: computer server and electronics hardware.
Quantum Stocks

Infleqtion Says It Hit 30 Logical Qubits on 80 Atoms. Its Own Blog Says They Ran in a Distance-2 Code That Detects Errors Rather Than Correcting Them, and About a Quarter of Shots Came Back Right

The Sept. 24 release, furnished to the SEC under Regulation FD, meets the roadmap target the company set for 2026. The CTO's technical write-up puts the code at [[8,3,2]], the hit fraction at roughly 25% against a 1-in-4,096 random baseline, and the full paper 'in the coming weeks'.

Arash Shirazi · September 25, 2026
Illustrative photograph: computer server and electronics hardware.
Quantum Stocks

IonQ Says Its Real-Time Error Decoder Adds as Little as 0.02% Delay. The Paper Ran on a MacBook Pro, Against Simulated Qubits, and Its Own Worst Case Is 11.53%

The Sept. 22 release announces an industry first for a decoder that runs on one off-the-shelf CPU. The underlying arXiv paper was posted Aug. 25, benchmarks a 2024 Apple M4 Max laptop on Stim-style simulations rather than trapped-ion hardware, and reports stretch of up to 11.53% at the higher of its two assumed error rates.

Arash Shirazi · September 25, 2026
Illustrative photograph: computer server and electronics hardware.
Quantum Stocks

SEALSQ's FIPS 140-3 Headline Is for a Chip With No Post-Quantum Algorithms. The Same Release Moves Its Post-Quantum Chip's First Lab Report From March to October

NIST Certificate No. 5463 covers the VaultIC408, a conventional AES, RSA and ECDSA secure element, and the company says so in its own text. The 'updated' QS7001 timetable puts the V1 hardware evaluation report in October 2026 and V2 in January 2027, against March and September in the timetable published in March.

Nikolai Petrov · September 25, 2026